Click to view this email in a browser 

Layout IP Cores EDA IC Training Consultancy Analog/Mix Design Turnkey ASIC
 

Layout Training - H1/2023 Schedule

 

Dear ,

Take the opportunity and learn more about methodologies for better layout. This advanced courses are for advanced layout engineers and analog/RF circuit engineers

 

Layout Training  coming schedule:

     Design for Layout - Jan 30 to Feb 2

     FinFET Layout - Feb 27 to March 2

     Advanced Analog Layout - April 17 to 21 (5 days)

     RF Layout - May 22 to 25

     ESD layout - June 26 to 29

 

* Private courses are available per request 

All coursed delivered via ZOOM, 4 days x 4 hours by one of the top guru of layout worldwide Dr. Cíarán Whyte  and CTO of ICMASK Design


Contact us for syllabus and more information

 

Layout Training Info Request

Resources we think you might like:

 

What is ESD? Certus Semiconductor - ESD offeringCertus Semiconductor - ESD offering

 

ESD & IOs

 

The D32PRO is a royalty-free, silicon proven, high performance soft core of a single-chip 32-bit embedded controller, with Floating Point Coprocessor

 

Electronic Design Debug – EDA Tools

 

 

Why You Should Consider Custom IO Solutions

 

IC Mask Design: Combining innovation and unrivalled engineering knowledge

 

Electronic Design Debugging Tools for Analog, Digital, AMS and SoC Designers

 
 

StarVision® PRO: A Customizable Mixed‐Signal Debugging Platform

 

END-TO-END IC Layout Services By ICMASK

 

More news and articles

KAL Silicon Technologies™

Since 2003

POB 712
Kiryat Ono, Israel 5510602  

info@kaltech.co.il || 0546305787

(C)

 

Click Here to Unsubscribe 

 

Click to view this email in a browser 

LinkedInWeb Site E-Mail