Click to view this email in a browser 

Layout IP Cores Layout Training Consultancy Analog/Mix Design Turnkey ASIC
 

Digital & Analog IP

 

Dear   ,

 

KAL along with his partner Certus Semiconductor provides Digital/Analog IOs and ESDs cells.  In parallel we consult customers for ESD issues 

 

Digital I/O

Certus's specialty I/O circuit can meet many GPIO/ODIO standards including I2C, I3C, JEDEC CMOS, eMMc, LPDDR, SMBUS, DDC/CEC, ECL/GTL, RGMII, SPDIF and many others.

Learn more

 

Analog I/O

Certus's Analog I/O solutions offer ultra-low capacitance, ultra ESD protection, and protection from extreme voltages. Minimizing impact on impedance and matching and signal integrity. Full libraries are also available.

Learn more

 

RF/Analog IP

State of the art ultra-low power wireless front end technology including silicon proven RF IP, Full-Chip RF products, and next generation wireless IPs.

Learn more

 

Specialty ESD

ESD protection that can meet your required specifications and capable of withstanding stress beyond standard HBM and CDM levels.

Learn more

 

Foundries

Silicon-proven process

TSMC 180nm, 130nm, 110nm, 65nm, 40/45nm, 28nm, 22nm, 12/16nm,  

GF 180nm, 65nm, 55nm, 28nm, 12nm, 

Samsung 28nm, 11nm, 

Consulting experience in many more

Learn more 

 

Certus Offers The Following Design Services:

 

RF/Analog Circuit Characterization and Design

PLLs, Amplifiers, Drivers, PHY Blocks  

 

Liberty Timing Modeling

Large and complete .LIB models for I/O’s and Standard Cell Libraries  

 

IBIS Models for I/O’s  

Custom Standard Cell Libraries

In many cases 1-off standard cell designs for integration into Foundry Libraries  

 

I/O Library/Padring Integrated Oscillators, Voltage Regulators, and PLL’s 

We have extensive analog experience 

 

Request More Info

Resources we think you might like:

 

Layout Training - Schedule

 

Ultrasound ASIC Platform

 

Bio Medical ASIC Platform by ICALPS

 

Comcores MACsec IP CoreProvides Ethernet Layer 2 Security

 

What is ESD? Certus Semiconductor - ESD offering

 

Interlaken IP Core Review

 

Shorting Source to Bulk – Adding Risk to Silicon? (Article)

 

JESD204C controller - IP Overview

 

Ethernet 1G/2.5G/5G/10G/25G and CPRI 7.0 PCS - IP Overview

 

ESD & IOs

 

Why You Should Consider Custom IO Solutions

 

IC Mask Design: Combining innovation and unrivalled engineering knowledge

 
 

END-TO-END IC Layout Services By ICMASK

 

More news and articles

KAL Silicon Technologies™

Since 2003

POB 712
Kiryat Ono, Israel 5510602  

info@kaltech.co.il || 0546305787

(C)

 

Click Here to Unsubscribe 

 

Click to view this email in a browser 

LinkedInWeb Site E-Mail