Click to view this email in a browser 

Layout IP Cores Layout Training Consultancy Analog/Mix Design Turnkey ASIC
 

IP Review - 4 Channels DMA 

 

Dear   ,

 

Today we would like to intro a well known IP core that got some update and already silicon proven:

 

The 4 Channels DMA is a four-channel Direct Memory Access Controller. Its purpose is to transfer data between memories and peripherals to reduce CPU utilization during data transfers. It can be programmed by the CPU via a 32-bit or 8-bit native interface. The DMA can perform data transactions of configurable size over 32-bit address space. A single transaction size can be set in a range from 1B to 16MB. To limit the negative impact of different reads and writes timing the DMA features transfer data buffer. This buffer is a 32-bit FIFO memory with configurable depth.

 

Data transactions can be triggered either by hardware or software. Hardware initialization is achieved via the Peripheral Request Interface, while software initialization is done by the CPU via registers. The Peripheral Request Interface is used by external controllers (peripherals) to set data transaction requests on specific DMA channel. Each of the DMA channels has a set of Peripheral Request Interface signals associated with it. Peripherals can request the transmission or reception of data. When multiple channels await data transfer the arbitration process utilizes a round-robin algorithm.

 

There are four DMA channels. Each has its configuration registers and enable bit.
The DMA offers three transfer modes:

  1. SINGLE – single data transfer on request,
  2. NORMAL – one data block transfer on request,
  3. BLOCK – all data blocks transfer on request.

KEY FEATURES

  • 32-bit or 8-bit internal registers access
  • 32-bit transmission address range
  • Transaction size from 1B up to 16MB
  • Four transmission channels
  • Round-robin arbitration
  • Data buffer with configurable size
  • For each channel:
    • Enable bit
    • Software transmission request
    • Peripheral request interface:
      • Transmission request
      • Single data transmission request
      • Reception request
      • Single data reception request
      • Configurable request clear signal
  • Transfer status flags:
    • Transaction finished
    • Block finished
    • Single data finished
  • Transfer status flags maskable interrupts
  • Three transfer modes:
    • SINGLE
    • NORMAL
    • BLOCK
  • Independently configurable source and destination data width:
    • 32-bits
    • 16-bits
    • 8-bits
  • Configurable source and destination base addresses
  • Three addressing modes: INC, DEC, FIXED
  • Three sources and destination address reload options each:
    • TRANSACTION
    • BLOCK
    • NEVER
  • Transaction divided into blocks
  • Configurable transfer size: including amount of blocks and blocks size
  • Double buffered address, block and byte registers
  • Available DMA interface wrappers:
    • Native 32-bit interface
    • AMBA – APB / AHB / AXI Lite
  • Software reset
  • Configurable hardware reset
  • Fully synthesizable
  • No internal tri-states

Other IP cores - click here

 

For further information please contact us

Request More Info

Resources we think you might like:

 

Are you looking for excellent engineers in India?

 

IP Review: CAN-FD

 

Layout Training - Schedule

 

Digital & Analog IP

 

Ultrasound ASIC Platform

 

Bio Medical ASIC Platform by ICALPS

 

Comcores MACsec IP CoreProvides Ethernet Layer 2 Security

 

What is ESD? Certus Semiconductor - ESD offering

 

Interlaken IP Core Review

 

Shorting Source to Bulk – Adding Risk to Silicon? (Article)

 

JESD204C controller - IP Overview

 

Ethernet 1G/2.5G/5G/10G/25G and CPRI 7.0 PCS - IP Overview

 

ESD & IOs

 

Why You Should Consider Custom IO Solutions

 

IC Mask Design: Combining innovation and unrivalled engineering knowledge

 
 

END-TO-END IC Layout Services By ICMASK

 

More news and articles

KAL Silicon Technologies™

Since 2003

POB 712
Kiryat Ono, Israel 5510602  

info@kaltech.co.il || 0546305787

(C)

 

Click Here to Unsubscribe 

 

Click to view this email in a browser 

LinkedIn Web SiteE-Mail